


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

 Search Results**BROWSE****SEARCH****IEEE XPLOR GUIDE**

Results for "((((memory<or>ram)<near/2>(array<or>cells))<phrase>ecc)<in>metadata)"

 [e-mail](#)

Your search matched 15 of 1351636 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» **Search Options**[View Session History](#)[New Search](#)**Modify Search**

[Search](#) Check to search only within this results setDisplay Format: Citation Citation & Abstract» **Key**

IEEE JNL IEEE Journal or Magazine

 [Select All](#) [Deselect All](#)

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

1. An on-chip double-bit error-correcting code for three-dimensional dynamic access memory

Mazumder, P.;
Test Conference, 1988. Proceedings. 'New Frontiers in Testing'. International
 12-14 Sept. 1988 Page(s):279 - 288
 Digital Object Identifier 10.1109/TEST.1988.207812

[AbstractPlus](#) | Full Text: [PDF\(800 KB\)](#) IEEE CNF
[Rights and Permissions](#)

2. Design of a fault-tolerant three-dimensional dynamic random-access memory error-correcting circuit

Mazumder, P.;
Computers, IEEE Transactions on
 Volume 42, Issue 12, Dec. 1993 Page(s):1453 - 1468
 Digital Object Identifier 10.1109/12.260635

[AbstractPlus](#) | Full Text: [PDF\(1200 KB\)](#) IEEE JNL
[Rights and Permissions](#)

3. Pattern sensitive fault testing of RAMs with built-in ECC

Franklin, M.; Saluja, K.K.;
Fault-Tolerant Computing, 1991. FTCS-21. Digest of Papers., Twenty-First International Symposium
 25-27 June 1991 Page(s):385 - 392
 Digital Object Identifier 10.1109/FTCS.1991.146690

[AbstractPlus](#) | Full Text: [PDF\(668 KB\)](#) IEEE CNF
[Rights and Permissions](#)

4. An error control code scheme for multilevel Flash memories

Gregori, S.; Khouri, O.; Micheloni, R.; Torelli, G.;
Memory Technology, Design and Testing, IEEE International Workshop on, 2001
 6-7 Aug. 2001 Page(s):45 - 49
 Digital Object Identifier 10.1109/MTDT.2001.945227

[AbstractPlus](#) | Full Text: [PDF\(304 KB\)](#) IEEE CNF
[Rights and Permissions](#)

5. 120-ns 128 K*8-bit/64 K*16-bit CMOS EEPROMs

Terada, Y.; Kobayashi, K.; Nakayama, T.; Hayashikoshi, M.; Miyawaki, Y.; Ajikawa, T.; Yoshihara, T.;

Solid-State Circuits, IEEE Journal of
Volume 24, Issue 5, Oct 1989 Page(s):1244 - 1249
Digital Object Identifier 10.1109/JSSC.1989.572588

[AbstractPlus](#) | Full Text: [PDF\(780 KB\)](#) IEEE JNL
[Rights and Permissions](#)

6. **120 ns 128 k×8 b/64 k×16 b CMOS EEPROMs**
Terada, Y.; Kobayashi, K.; Nakayama, T.; Hayashikoshi, M.; Miyawaki, Y.; Ajik Matsukawa, T.; Yoshihara, T.;
Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ISSCC International
15-17 Feb. 1989 Page(s):136 - 137, 315
Digital Object Identifier 10.1109/ISSCC.1989.48210
[AbstractPlus](#) | Full Text: [PDF\(220 KB\)](#) IEEE CNF
[Rights and Permissions](#)
7. **Do we need anything more than single bit error correction (ECC)?**
Spica, M.; Mak, T.M.;
Memory Technology, Design and Testing, 2004. Records of the 2004 International Conference on
9-10 Aug. 2004 Page(s):111 - 116
Digital Object Identifier 10.1109/MTDT.2004.1327993
[AbstractPlus](#) | Full Text: [PDF\(240 KB\)](#) IEEE CNF
[Rights and Permissions](#)
8. **A compact on-chip ECC for low cost flash memories**
Tanzawa, T.; Tanaka, T.; Takeuchi, K.; Shirota, R.; Aritome, S.; Watanabe, H.; Shimizu, K.; Sato, S.; Takeuchi, Y.; Ohuchi, K.;
Solid-State Circuits, IEEE Journal of
Volume 32, Issue 5, May 1997 Page(s):662 - 669
Digital Object Identifier 10.1109/4.568829
[AbstractPlus](#) | References | Full Text: [PDF\(188 KB\)](#) IEEE JNL
[Rights and Permissions](#)
9. **9. A sub-0.5-V operating embedded SRAM featuring a multi-bit-error-immun scheme**
Suzuki, T.; Yamagami, Y.; Hatanaka, I.; Shibayama, A.; Akamatsu, H.; Yamamoto, T.;
Solid-State Circuits, IEEE Journal of
Volume 41, Issue 1, Jan. 2006 Page(s):152 - 160
Digital Object Identifier 10.1109/JSSC.2005.859029
[AbstractPlus](#) | Full Text: [PDF\(968 KB\)](#) IEEE JNL
[Rights and Permissions](#)
10. **A 4-Mbit DRAM with 16-bit concurrent ECC**
Yamada, T.; Kotani, H.; Matsushima, J.; Inoue, M.;
Solid-State Circuits, IEEE Journal of
Volume 23, Issue 1, Feb. 1988 Page(s):20 - 26
Digital Object Identifier 10.1109/4.251
[AbstractPlus](#) | Full Text: [PDF\(548 KB\)](#) IEEE JNL
[Rights and Permissions](#)
11. **Adding error-correcting circuitry to ASIC memory**
Gray, K.;
Spectrum, IEEE
Volume 37, Issue 4, April 2000 Page(s):55 - 60
Digital Object Identifier 10.1109/6.833029
[AbstractPlus](#) | Full Text: [PDF\(520 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- 12. A submicron 1 Mbit dynamic RAM with a 4-bit-at-a-time built-in ECC circuit**

- Yamada, J.; Mano, T.; Inoue, J.; Nakajima, S.; Matsuda, T.;
Solid-State Circuits, IEEE Journal of
Volume 19, Issue 5, Oct 1984 Page(s):627 - 633
[AbstractPlus](#) | [Full Text: PDF\(1144 KB\)](#) | [IEEE JNL](#)
[Rights and Permissions](#)

- 13. A 5 V only one-transistor 256 K EEPROM with page-mode erase
Nakayama, T.; Miyawaki, Y.; Kobayashi, K.; Terada, Y.; Arima, H.; Matsukawa
T.;
Solid-State Circuits, IEEE Journal of
Volume 24, Issue 4, Aug. 1989 Page(s):911 - 915
Digital Object Identifier 10.1109/4.34070
[AbstractPlus](#) | [Full Text: PDF\(404 KB\)](#) | [IEEE JNL](#)
[Rights and Permissions](#)

- 14. Cosmic-ray multi-error immunity for SRAM, based on analysis of the parasitic effect
Osada, K.; Yamaguchi, K.; Saitoh, Y.; Kawahara, T.;
VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on
12-14 June 2003 Page(s):255 - 258
[AbstractPlus](#) | [Full Text: PDF\(354 KB\)](#) | [IEEE CNF](#)
[Rights and Permissions](#)

- 15. SRAM immunity to cosmic-ray-induced multierrors based on analysis of parasitic bipolar effect
Osada, K.; Yamaguchi, K.; Saitoh, Y.; Kawahara, T.;
Solid-State Circuits, IEEE Journal of
Volume 39, Issue 5, May 2004 Page(s):827 - 833
Digital Object Identifier 10.1109/JSSC.2004.826321
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(448 KB\)](#) | [IEEE JNL](#)
[Rights and Permissions](#)


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

 Search Results**BROWSE****SEARCH****IEEE XPLOR GUIDE**

Results for "((((ram<or>dram)<and>(read<near/3>port)<and>(write<near/3>port)))<i..."

 [e-mail](#)

Your search matched 4 of 1351636 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.» **Search Options**[View Session History](#)**Modify Search**[New Search](#)

((((ram<or>dram)<and>(read<near/3>port)<and>(write<near/3>port)))<in>metadata)

 [Search](#) Check to search only within this results setDisplay Format: Citation Citation & Abstract» **Key**

IEEE JNL IEEE Journal or Magazine

 [view selected items](#) [Select All](#) [Deselect All](#)

IEE JNL IEE Journal or Magazine

1. **A flexible multiport RAM compiler for data path**
Shinohara, H.; Matsumoto, N.; Fujimori, K.; Tsujihashi, Y.; Nakao, H.; Kato, S.; A.;
Solid-State Circuits, IEEE Journal of
Volume 26, Issue 3, Mar 1991 Page(s):343 - 349
Digital Object Identifier 10.1109/4.75013

[AbstractPlus](#) | Full Text: [PDF\(652 KB\)](#) IEEE JNL
[Rights and Permissions](#)

2. **Consequences of port restrictions on testing address decoder faults in tv memories**
Hamdioui, S.; van de Goor, A.J.;
Test Symposium, 1998. ATS '98. Proceedings. Seventh Asian
2-4 Dec. 1998 Page(s):340 - 347
Digital Object Identifier 10.1109/ATS.1998.741636

[AbstractPlus](#) | Full Text: [PDF\(248 KB\)](#) IEEE CNF
[Rights and Permissions](#)

3. **A high performance memory compiler for multi-port RAMs**
Tsao, K.-P.; Zhu, N.; Pham, T.;
ASIC Seminar and Exhibit, 1990. Proceedings., Third Annual IEEE
17-21 Sept. 1990 Page(s):P3/6.1 - P3/6.4
Digital Object Identifier 10.1109/ASIC.1990.186109

[AbstractPlus](#) | Full Text: [PDF\(292 KB\)](#) IEEE CNF
[Rights and Permissions](#)

4. **A 200 MHz internal/66 MHz external 64 kB embedded virtual three-port cache**
Braceras, G.; Frederick, T.; Hall, S.; Koch, G.; McDonald, R.; Purvee, R.; Ross
Solid-State Circuits Conference, 1994. Digest of Technical Papers. 41st ISSCC
International
16-18 Feb. 1994 Page(s):262 - 263
Digital Object Identifier 10.1109/ISSCC.1994.344648

[AbstractPlus](#) | Full Text: [PDF\(188 KB\)](#) IEEE CNF
[Rights and Permissions](#)

[Help](#) [Contact Us](#) [Privacy &](#)